

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/724,197	11/27/2000	Shawn Getterny	PALM-3541.US.P	7885
75	590 01/15/2004	EXAMINER		
WAGNER, M	IURABITO & HAO LI	WANG, JIN CHENG		
Third Floor	rkat Straet	ART UNIT	PAPER NUMBER	
Two North Market Street San Jose, CA 95113			2672	
		DATE MAILED: 01/15/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

·r			Application N	0.	Applicant(s)				
1			09/724,197		GETTEMY ET AL.				
Office Action Summary			Examiner		Art Unit				
			Jin-Cheng Wa	ng	2672				
Period fo	The MAILING DATE of this commu	nication app	-	_	orrespondence addi	ress			
A SH THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD IN MAILING DATE OF THIS COMMUN resions of time may be available under the provision SIX (6) MONTHS from the mailing date of this comperiod for reply specified above is less than thirty or period for reply is specified above, the maximum or to reply within the set or extended period for repeply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	NICATION. ns of 37 CFR 1.13 nmunication. (30) days, a reply statutory period w ly will, by statute,	6(a). In no event, ho within the statutory r ill apply and will expi cause the application	owever, may a reply be time minimum of thirty (30) days re SIX (6) MONTHS from t n to become ABANDONED	ely filed will be considered timely. he mailing date of this com (35 U.S.C. § 133).	munication.			
1)⊠	Responsive to communication(s) fi	led on <u>26 No</u>	<u>ovember 2003</u> .						
2a) <u></u> ☐	This action is FINAL.	2b)⊠ This a	action is non-fi	nal.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
5)□ 6)⊠ 7)□	Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-23 is/are rejected. Claim(s) is/are objected to. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.								
		iction and/or	election requi	ement.					
_	on Papers								
	The specification is objected to by t The drawing(s) filed on is/are			hierted to by the F	vaminer				
. 10/									
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	The oath or declaration is objected	to by the Ex	aminer. Note tl	ne attached Office	Action or form PTC)-1 52 .			
Priority (ınder 35 U.S.C. §§ 119 and 120								
* S 13)	Acknowledgment is made of a clair All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internation see the attached detailed Office activation of a claim ince a specific reference was included a complete to the translation of the foreign later than the complete that the	y documents y documents s of the prior onal Bureau on for a list of for domestic ed in the firs anguage prof for domestic	s have been re- tity documents (PCT Rule 17 of the certified priority under t sentence of t visional applica	ceived. ceived in Application have been received2(a)). copies not received. 35 U.S.C. § 119(e) he specification or ation has been received.	on No d in this National S d.) (to a provisional a in an Application D eived. and/or 121 since a	application) ata Sheet. specific			
Attachmen			_	_					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4) Interview Summary (PTO-413) Paper No(s) 5) Notice of Informal Patent Application (PTO-152) 6) Other:									
S. Patent and T	rademark Office								

Art Unit: 2672

DETAILED ACTION

Response to Amendment

1. The amendment filed on 11/26/2003 has been entered. Claims 1, 10, and 18 have been amended. Claims 1-23 are pending in the application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla).
- 4. Claim 1:
 - (1) Matsuzaki teaches a display unit (e.g., figures 1-2) comprising:
- a display panel comprising a pixel matrix comprising: an (m * n) pixel display memory window region; and an x pixel border region for only displaying a display attribute (e.g., figures 6-7B), wherein said border region surrounds said display memory window region (e.g., figures 6-7B; column 5, lines 25-60);
- a memory for containing image data for generating an image within said display memory window region (figures 6-7B; column 5, lines 25-60);

Art Unit: 2672

a display controller (e.g., the display control circuit, SVGA 21 of figure 3) coupled to said memory (e.g., VRAM 22), coupled to receive said display attribute from said border attribute register (e.g., the border producing circuit or registers of figures 1-3; column 5, lines 5-60; column 7, lines 10-65), and coupled to control said display panel (figures 1-7B; column 5, lines 5-60), said display controller for generating a first set of signals (i.e., pixel data) for rendering said image within said display memory window region and for generating a second set of signals (i.e., border pixel data) for display said display attribute within said border region (e.g., column 3, lines 6-25; column 7, lines 5-67; column 8, lines 1-35; column 13, lines 48-60).

- (2) However, it is not clear whether Matsuzaki implicitly teaches a frame buffer. It is also not clear whether Matsuzaki teaches a display attribute being selected to provide viewing contrast with image data located near the border region.
- (3) Kim teaches implicitly a frame buffer (See Kim column 8, lines 55-67). Furthermore, Singla teaches a display attribute being selected to provide viewing contrast with image data located near the border region (e.g., Singla column 3, lines 28-50; column 5, lines 45-60).
- (4) It would have been obvious to one of ordinary skill in the art to have incorporated the Kim's frame buffer and Singla's border region attribute setting method into Matsuzaki's display unit because Matsuzaki teaches a VRAM for storing image data (Matsuzaki column 2, lines 10-15) and a graphics control circuit fetching pixel data from VRAM 22 (Matsuzaki figures 1-3; column 6, lines 3-65) while Kim teaches a VRAM corresponds to a frame buffer memory (region). Moreover, Matsuzaki teaches selecting/switching one of the display formats (Matsuzaki column 2); setting the format of the binary border pixel data in color bits different from the effective display region (Matsuzaki column 3 and 6) and the format of the synthesized pixel data

Art Unit: 2672

in the border section produced as 8-bit parallel data by the border producing circuit 25 synthesized with the pixel data from the binarizing half tone processing circuit 26 by the synthesizing circuit 27 (Matsuzaki column 3, 6-7) and therefore the claimed limitation suggests an obvious modification of Matsuzaki.

- (5) One having the ordinary skill in the art would have been motivated to incorporate the frame buffer of Kim because Kim teaches that the video frame buffer memory is constructed from VRAM (See Kim column 8, lines 55-67). One of the ordinary skill in the art would have been motivated to incorporate Singla's border region attribute setting method because Singla teaches a set of registers associated with a timing generator programmed to a particular resolution (selectable resolution; Singla the Abstract column 5) and Singla further teaches border data set by a solid single-color surrounding the frame buffer image (changeable color; Singla column 8) and a display controller for user-selectable overriding of the predetermined border scheme (changeable attributes; e.g., Singla the Abstract and column 10).
- 5. Claim 2-4, 7-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim), Hannah U.S. Patent No. 5,038,297 (hereinafter Hannah) and Yuri et al. U.S. Patent No. 5,805,149 (hereinafter Yuri), further in view of Ogawa et al. U.S. Patent No. 6,018,331 (hereinafter Ogawa) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla).
- 6. Claim 2-4, 7, 8:
- (1) The claim 2-4, 7,8 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of (1) the second set of signals being generated within invalid timing

Art Unit: 2672

windows with respect to the frame buffer region; (2) a first portion of the second set of signals being generated x clock cycles before valid data for the frame buffer region commences and a second portion of the second set of signals being generated in an invalid horizontal timing window that ends x clock cycles after valid data for the frame buffer region; (3) a third portion of the second set of signals being generated in an invalid vertical timing window that commences x horizontal pulses before a first valid horizontal line commences of a frame and a forth portion of the second set of signals being generated in an invalid vertical timing window that ends x horizontal pulses after the end of the last valid horizontal line of the frame; (4) x being equal 2; (5) the frame buffer region comprising 160 rows and 160 columns of pixels.

As shown in the rejection of claim 1, Matsuzaki/Kim/Hannah/Singla teaches the claimed invention of a display unit.

- (2) However, it remains to be shown that Matsuzaki/Kim/Hannah/Singla implicitly teaches the additional claimed limitation as recited in claims 2-4.
- (3) Singla, Ogawa and Yuri teaches the additional claimed limitation as recited in claims 2-4. Namely, Singla, Ogawa and Yuri teach the claimed limitation of (1) the second set of signals being generated within invalid timing windows with respect to the frame buffer region (Singla figures 2-5; Ogawa column 5, lines 4-67; column 6, lines 1-67; Ogawa figures 7-9; Yuri figure 7); (2) a first portion of the second set of signals being generated x clock cycles before valid data for the frame buffer region commences and a second portion of the second set of signals being generated in an invalid horizontal timing window that ends x clock cycles after valid data for the frame buffer region (Singla figures 2-5; Ogawa column 5, lines 4-67; column 6, lines 1-67; Ogawa figures 7-9; Yuri figure 7); (3) a third portion of the second set of signals being generated

Art Unit: 2672

in an invalid vertical timing window that commences x horizontal pulses before a first valid horizontal line commences of a frame and a forth portion of the second set of signals being generated in an invalid vertical timing window that ends x horizontal pulses after the end of the last valid horizontal line of the frame (Singla figures 2-5; Ogawa column 5, lines 4-67; column 6, lines 1-67; Ogawa figures 7-9); 4) x being equal 2 (Ogawa figure 7; Singla figure 2; Yuri figure 7); (5) the frame buffer region comprising 160 rows and 160 columns of pixels (Ogawa figure 7; Singla figure 2; Yuri figure 7).

- (4) It would have been obvious to one of ordinary skill in the art to have incorporated Singla, Ogawa and Yuri's timing generator into Matsuzaki/Kim/Hannah/Yuri/Singla's display device because Matsuzaki suggests partial rewrite driving using display start line address, the number of continuous display lines, the total number of lines, the total number of pixels, and the border region to the line address producing circuit, thereby obtaining partial display information (Matsuzaki column 8, lines 1-67). Matsuzaki discloses a plurality of display formats for the effective display region (Matsuzaki column 8, lines 1-67). Therefore the claimed limitation suggests an obvious modification of Matsuzaki/Kim/Hannah/Yuri/Singla.
- (5) One having the ordinary skill in the art would have been motivated to do this because Ogawa teaches timing chart for the horizontal/vertical timing intervals to generate the timing signals so that the input image signal is displayed in the center and its periphery is made a frame, the drive of picture elements corresponding to the frame can be carried out during the horizontal/vertical blanking intervals (Ogawa column 5, lines 4-67; column 6, lines 1-67; Yuri figure 7).

Art Unit: 2672

7. Claim 5, 6, 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim) and Hannah U.S. Patent No. 5,038,297 (hereinafter Hannah); Yuri et al. U.S. Patent No. 5,805,149 (hereinafter Yuri) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla).

Claim 5:

The claim 5 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of the display attribute of the border region comprising a color attribute and an intensity attribute. However, Matsuzaki further discloses the claimed limitation of the display attribute of the border region comprising a color attribute and an intensity attribute (e.g., Matsuzaki figures 6-8).

Claim 6:

The claim 6 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of the display panel being a thin film transistor liquid crystal display panel. However, Matsuzaki further discloses the claimed limitation of the display panel being a thin film transistor liquid crystal display panel (e.g., Matsuzaki column 1, lines 20-60; column 5, lines 1-25).

Claim 9:

Art Unit: 2672

The claim 9 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of background display attribute register. Matsuzaki further discloses the claimed limitation of background display attribute register (e.g., Matsuzaki figures 6-8).

8. Claims 10-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of in view of Kim et al. U.S. Patent No. 5,355,443 (hereafter Kim) and Hannah U.S. Patent No. 5,038,297 (Hannah), further in view of Ogawa et al. U.S. Patent No. 6,018,331 (hereafter Ogawa) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla).

9. Claim 10:

The claim 10 encompasses the same scope of invention as that of claims 1 and 2. The claim 10 is rejected for the same reasons set forth in claims 1 and 2.

Claims 11-12:

The claim 11, or 12 encompasses the same scope of invention as that of claims 1-4. The claim 11 is rejected for the same reasons set forth in claims 1-4.

Claim 13:

The claim 13 encompasses the same scope of invention as that of claims 1-5. The claim 13 is rejected for the same reasons set forth in claims 1-5.

Claim 14:

The claim 14 encompasses the same scope of invention as that of claims 1-6. The claim 14 is rejected for the same reasons set forth in claims 1-6.

Art Unit: 2672

Claim 15:

The claim 15 encompasses the same scope of invention as that of claims 1-7. The claim 15 is rejected for the same reasons set forth in claims 1-7.

Claim 16:

The claim 16 encompasses the same scope of invention as that of claims 1-8. The claim 16 is rejected for the same reasons set forth in claims 1-8.

Claim 17:

The claim 17 encompasses the same scope of invention as that of claims 1-9. The claim 16 is rejected for the same reasons set forth in claims 1-9.

10. Claims 18-23 are rejected under 35 U.S.C. 103(a) as being as being unpatentable over Matsuzaki et al. U.S. Pat. No. 6,140,992 (hereinafter Matsuzaki), in view of in view of Kim et al. U.S. Patent No. 5,355,443 (hereinafter Kim) and Hannah U.S. Patent No. 5,038,297 (hereinafter Hannah) and Yuri et al. U.S. Patent No. 5,805,149 (hereinafter Yuri), further in view of Ogawa et al. U.S. Patent No. 6,018,331 (hereafter Ogawa) and Singla et al. U.S. Patent No. 6,597,373 (hereinafter Singla) and He et al. U.S. Patent No. 6,323,849 (He).

Claims 18-23:

The claim 18-23 encompasses the same scope of invention as that of claims 1-9 except additional claimed limitation of a portable electronic device. However, He/Yuri further discloses the additional claimed limitation of a portable electronic device (He column 1, lines 20-35; Yuki column 14, lines 1-15).

Art Unit: 2672

Remarks

- 11. Applicant's arguments, filed 11/26/2003, paper number 8, have been fully considered but they are not deemed to be persuasive.
- 12. Applicant argues in essence with respect to the amended Claim 1 and similar claims that:

 "...the Kim et al., Hannah, Yuki et al., Ogawa et al., Singla et al. and He et al. prior art references also do not comprise, suggest, or disclose a pixel border region displaying a display attribute that is selected to provide viewing contrast with images and/or characters near the border region, as in embodiments of the present invention as claimed in independent Claims 1, 10, and 18. Thus, Applicants respectfully content that embodiments of the present invention as claimed in independent Claims 1, 10, and 18 are neither anticipated nor rendered obvious by the Matsuzaki et al. reference taken alone or in combination with the Kim et al., Hannah, Yuki et al., Ogawa et al., Singla et al. and He et al. references, and are in condition for allowance."

This is not found persuasive because Singla teaches a display attribute being selected to provide viewing contrast with image data located near the border region (e.g., column 3, lines 28-50) and Matsuzaki teaches selecting/switching one of the display formats (Matsuzaki column 2); setting the format of the binary border pixel data in color bits different from the effective display region (Matsuzaki column 3 and 6) and the format of the synthesized pixel data in the border section produced as 8-bit parallel data by the border producing circuit 25 synthesized with the pixel data from the binarizing half tone processing circuit 26 by the synthesizing circuit 27 (Matsuzaki column 3, 6-7) and therefore the claimed limitation suggests an obvious modification of

Art Unit: 2672

Page 11

Matsuzaki. One of the ordinary skill in the art would have been motivated to incorporate Singla's border region attribute setting method because Singla teaches a set of registers associated with a timing generator programmed to a particular resolution (selectable resolution; Singla the Abstract column 5) and Singla further teaches border data set by a solid single-color surrounding the frame buffer image (changeable color; Singla column 8) and a display controller for user-selectable overriding of the predetermined border scheme (changeable attributes; e.g., Singla the Abstract and column 10).

Therefore, Matsuzaki/Kim/Hannah/Yuri/Singla fulfills the amended Claim 1 as currently drafted.

Conclusion

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jin-Cheng Wang whose telephone number is (703) 605-1213. The examiner can normally be reached on 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike Razavi can be reached on (703) 305-4713. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-6606 for regular communications and (703) 308-6606 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 395-3900.

JEFFEH Y BISIESS PRIMARY EXAMINER

Art Unit: 2672

jcw January 12, 2004

Page 12